Next Level Testbenches: Design Patterns in SystemVerilog and UVM

The VLSI Verification Interview Handbook: SystemVerilog, UVM, AMBA and Modern SoC Design

From Problems to Patterns: Generative AI in .Net: Build Next-Level Applications, Agents,...

High Level Geometric Patterns in Islamic Architecture

RTL Modeling with SystemVerilog for Simulation and Synthesis: Using ASIC FPGA Design