VLSI Logic SYNTHESIS: RTL-to-Gate-Level Design, Optimization, Technology Mapping, Timing Constraints, and Power-Aware Synthesis

Prix à partir de
14,71

Liens sponsorisés

COMPARER TOUS LES MAGASINS EN LIGNE (2)

Description

VLSI Logic SYNTHESIS: RTL-to-Gate-Level Design, Optimization, Technology Mapping, Timing Constraints, and Power-Aware Synthesis

Description Description
Product Specifications Spécifications du produit
Résultats connexes Résultats connexes
Next
Previous

Comparer les boutiques en ligne (2)

Liens sponsorisés · Certaines boutiques nous versent une rémunération

Trier par:

14,71 € Total 17,71 €

14,71 € Total 17,71 €

Description (0)

VLSI Logic SYNTHESIS: RTL-to-Gate-Level Design, Optimization, Technology Mapping, Timing Constraints, and Power-Aware Synthesis

Spécifications du produit

Marque Independently Published
EAN
  • 9798194776740

Independently Published

VLSI PHYSICAL DESIGN: Floorplanning Placement Routing Clock Tree Synthesis Power Planning and Design Optimization

19,31 €
Comparer 2 magasins 2 magasins

Independently Published

ASIC Design ENGINEERING: Digital Architecture RTL Verification Synthesis Physical Timing and Chip Implementation

11,73 €
Comparer 2 magasins 2 magasins

Independently Published

Fpga Design, Verification & Debugging Handbook: Practical RTL Workflows for Synthesis, Timing...

63,09 €
Comparer 2 magasins 2 magasins

John Wiley & Sons Inc

VHDL for Logic Synthesis

86,00 €
Plus d'informations Plus infos
Choix en vedette
14,71 €
Voir l’offre